Please select To the mobile version | Continue to access the desktop computer version

Electronic Engineer Discuss

View: 134|Reply: 3

Hantek 4032L double-edges problem

[Copy link]

1

Threads

2

Posts

2

Credits

新手上路

Rank: 1

Credits
2
Post time 2019-10-26 18:19:04 | Show all posts |Read mode
Hi!

I've just purchased Hantek 4032L logic analyzer and have encountered the following problem: I connect a pure square wave 1 MHz generator to its inputs (to four of them for sure - A0, A1, A2 and B2) and instead of clean square wave I sometimes see double-edged waves:



So I've tried lowering the input square wave frequency to 1 KHz and sample rate down to 10 KS/s and stll sometimes see these "double edges", so it is definitely not a signal transition issue. I've tried connecting LA to another PCs using another USB cables - there is completely no difference, I always see these "double edges". I also have checked the input signal with oscilloscope in both cases (1 MHz and 1 KHz) and it is perfect - there are no any "double edges" or even transition spikes at all. So it is an LA issue.

What is this and how do I get rid of it?

Thank you.

This post contains more resources

You have to Login for download or view attachment(s). No Account? Register

x
Reply

Use magic Report

28

Threads

1490

Posts

1651

Credits

实习版主

Rank: 7Rank: 7Rank: 7

Credits
1651
Post time 2019-11-5 14:32:00 | Show all posts
What is the voltage of the input signal?

1

Threads

2

Posts

2

Credits

新手上路

Rank: 1

Credits
2
 Author| Post time 2019-11-9 05:47:26 | Show all posts
The input signal has the standard CMOS levels - from 0 to 5 V. I've tried different LA's threshold settings with exactly the same result.

28

Threads

1490

Posts

1651

Credits

实习版主

Rank: 7Rank: 7Rank: 7

Credits
1651
Post time 2019-11-13 10:32:35 | Show all posts
Sir, that's normally.
Because the clock of the logic analyzer is not synchronized with the clock of the measured signal, it cannot guarantee that the acquisition point is completely correct.
It is recommended that you use an external clock, and then input the signal synchronized with the measured signal to the logic analyzer as the clock source.
Or when using the internal clock, set a higher sampling rate and then ignore a point on the edge.
You have to log in before you can reply Login | Register

Points Rules

QQ|Dark room|Mobile|Archiver|Electronic Engineer Discuss

2019-11-23 05:14 GMT+8 , Processed in 0.221282 second(s), 22 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

Quick Reply To Top Return to the list